

MX29LV161D T/B DATASHEET



Contents

| FEATURES | . 5 |
|---|-----|
| GENERAL DESCRIPTION | . 6 |
| PIN CONFIGURATIONS | |
| PIN DESCRIPTION | |
| BLOCK DIAGRAM1 | |
| BLOCK DIAGRAM DESCRIPTION | |
| BLOCK STRUCTURE | |
| Table 1-1. MX29LV161DT SECTOR ARCHITECTURE | |
| Table 1-2. MX29LV161DB SECTOR ARCHITECTURE | |
| BUS OPERATIONS | |
| Table 2-1. BUS OPERATION | |
| Table 2-2. BUS OPERATION | - |
| FUNCTIONAL OPERATION DESCRIPTIONS1 | - |
| WRITE COMMANDS/COMMAND SEQUENCES | |
| REQUIREMENTS FOR READING ARRAY DATA | - |
| RESET# OPERATION | |
| SECTOR PROTECT OPERATION | |
| | |
| HARDWARE WRITE PROTECT | |
| ACCELERATED PROGRAMMING OPERATION | |
| TEMPORARY SECTOR UNPROTECT OPERATION | |
| AUTOMATIC SELECT OPERATION | 18 |
| VERIFY SECTOR PROTECT STATUS OPERATION | - |
| DATA PROTECTION | 18 |
| LOW VCC WRITE INHIBIT | 18 |
| WRITE PULSE "GLITCH" PROTECTION | 19 |
| LOGICAL INHIBIT | 19 |
| POWER-UP SEQUENCE | 19 |
| POWER-UP WRITE INHIBIT | 19 |
| POWER SUPPLY DECOUPLING | 19 |
| COMMAND OPERATIONS | 20 |
| TABLE 3. MX29LV161D T/B COMMAND DEFINITIONS | 20 |
| AUTOMATIC PROGRAMMING OF THE MEMORY ARRAY | 21 |
| ERASING THE MEMORY ARRAY | 21 |
| SECTOR ERASE | 22 |
| CHIP ERASE | 23 |
| SECTOR ERASE SUSPEND | 23 |
| SECTOR ERASE RESUME | 24 |
| AUTOMATIC SELECT OPERATIONS | 24 |
| AUTOMATIC SELECT COMMAND SEQUENCE | 24 |



| READ MANUFACTURER ID OR DEVICE ID | . 25 |
|---|------|
| VERIFY SECTOR PROTECTION | . 25 |
| RESET | . 25 |
| MON FLASH MEMORY INTERFACE (CFI) MODE | |
| QUERY COMMAND AND COMMON FLASH INTERFACE (CFI) MODE | . 26 |
| Table 4-1. CFI mode: Identification Data Values | . 26 |
| Table 4-2. CFI Mode: System Interface Data Values | . 26 |
| Table 4-3. CFI Mode: Device Geometry Data Values | |
| Table 4-4. CFI Mode: Primary Vendor-Specific Extended Query Data Values | . 28 |
| TRICAL CHARACTERISTICS | |
| ABSOLUTE MAXIMUM STRESS RATINGS | |
| OPERATING TEMPERATURE AND VOLTAGE | |
| DC CHARACTERISTICS | |
| SWITCHING TEST CIRCUIT | |
| SWITCHING TEST WAVEFORM | |
| AC CHARACTERISTICS | |
| E COMMAND OPERATION | |
| Figure 1. COMMAND WRITE OPERATION | |
| /RESET OPERATION | - |
| Figure 2. READ TIMING WAVEFORM | |
| Figure 3. RESET# TIMING WAVEFORM | |
| | |
| Figure 4. AUTOMATIC CHIP ERASE TIMING WAVEFORM | |
| Figure 5. AUTOMATIC CHIP ERASE ALGORITHM FLOWCHART | |
| Figure 6. AUTOMATIC SECTOR ERASE TIMING WAVEFORM | |
| Figure 7. AUTOMATIC SECTOR ERASE ALGORITHM FLOWCHART | |
| Figure 8. ERASE SUSPEND/RESUME FLOWCHART | |
| Figure 9. AUTOMATIC PROGRAM TIMING WAVEFORM | |
| Figure 10. ACCELERATED PROGRAM TIMING DIAGRAM | |
| Figure 11. CE# CONTROLLED WRITE TIMING WAVEFORM | |
| Figure 12. AUTOMATIC PROGRAMMING ALGORITHM FLOWCHART | |
| | |
| Figure 13. SECTOR PROTECT/CHIP UNPROTECT WAVEFORM (RESET# Control) | |
| Figure 14. IN-SYSTEM SECTOR PROTECT WITH RESET#=Vhv | |
| Figure 15. CHIP UNPROTECT ALGORITHM WITH RESET#=Vhv | |
| | |
| Figure 16. TEMPORARY SECTOR UNPROTECT WAVEFORM | |
| Figure 17. TEMPORARY SECTOR UNPROTECT FLOWCHART | |
| Figure 18. SILICON ID READ TIMING WAVEFORM | |
| | |
| Figure 19. DATA# POLLING TIMING WAVEFORM (DURING AUTOMATIC ALGORITHM) | |
| Figure 20. DATA# POLLING ALGORITHM | . 51 |



| Figure 21. TOGGLE BIT TIMING WAVEFORM (DURING AUTOMATIC ALGORITHM) | 52 |
|--|----|
| Figure 22. TOGGLE BIT ALGORITHM | 53 |
| RECOMMENDED OPERATING CONDITIONS | 54 |
| ERASE AND PROGRAMMING PERFORMANCE | 55 |
| DATA RETENTION | 55 |
| LATCH-UP CHARACTERISTICS | 55 |
| TSOP PIN CAPACITANCE | 55 |
| ORDERING INFORMATION | 56 |
| PART NAME DESCRIPTION | 57 |
| PACKAGE INFORMATION | 58 |
| REVISION HISTORY | 62 |



16M-BIT [1M x 16] 3V SUPPLY FLASH MEMORY

FEATURES

GENERAL FEATURES

- Word mode only
- 1,048,576 x 16
- Sector Structure
 - 8K-Word x 1, 4K-Word x 2, 16K-Word x 1, 32K-Word x 31
 - Provides sector protect function to prevent program or erase operation in the protected sector
 - Provides chip unprotect function to allow code changing
 - Provides temporary sector unprotect function for code changing in previously protected sector
- Power Supply Operation
 - VCC 2.7 to 3.6 volt for read, erase, and program operations
 - VI/O 1.65V to 3.6V for Input/Output
- Latch-up protected to 100mA from -1V to 1.5xVcc
- Low Vcc write inhibit : Vcc ≤ Vlko
- Compatible with JEDEC standard
 - Pinout and software compatible to single power supply Flash

PERFORMANCE

- High Performance
 - Fast access time: 90ns
 - Word program time: 11us/word (typical)
 - Fast erase time: 0.7s/sector, 15s/chip (typical)
- Low Power Consumption
 - Low active read current: 5mA (typical) at 5MHz - Low standby current: 5uA (typical)
- 100,000 erase/program cycle (typical)
- 20 years data retention

SOFTWARE FEATURES

- Erase Suspend/ Erase Resume
 - Suspends sector erase operation to read data from or program data to another sector which is not being erased
- · Status Reply
 - Data# Polling & Toggle bits provide detection of program and erase operation completion
- Support Common Flash Interface (CFI)

HARDWARE FEATURES

- Ready/Busy# (RY/BY#) Output
 - Provides a hardware method of detecting program and erase operation completion
- Hardware Reset (RESET#) Input
 - Provides a hardware method to reset the internal state machine to read mode
- WP#/ACC
- Provide accelerated program capability

PACKAGE

- 48-Pin TSOP
- 48-Ball CSP (TFBGA)
- 48-Ball WFBGA/XFLGA
- All Pb-free devices are RoHS Compliant



GENERAL DESCRIPTION

MX29LV161DT/B is a 16Mbit flash memory that can be organized as 1,048,576 words. These devices operate over a voltage range of 2.7V to 3.6V typically using a 3V power supply input. The memory array is divided into 32 equal 64 Kilo byte blocks. However, depending on the device being used as a Top-Boot or Bottom-Boot device. The outermost two sectors at the top or at the bottom are respectively the boot blocks for this device.

The MX29LV161DT/B is offered in a 48-pin TSOP, 48-ball XFLGA/WFBGA and a 48-ball CSP(TFBGA) JEDEC standard package. These packages are offered lead-free versions that are compliant to the RoHS specifications. The software algorithm used for this device also adheres to the JEDEC standard for single power supply devices. These flash parts can be programmed in system or on commercially available EPROM/Flash programmers.

Separate OE# and CE# (Output Enable and Chip Enable) signals are provided to simplify system design. When used with high speed processors, the 90ns read access time of this flash memory permits operation with minimal time lost due to system timing delays.

The automatic write algorithm provided on Macronix flash memories perform an automatic erase prior to write. The user only needs to provide a write command to the command register. The on-chip state machine automatically controls the program and erase functions including all necessary internal timings. Since erase and write operations take much longer time than read operations, erase/write can be interrupted to perform read operations in other sectors of the device. For this, Erase Suspend operation along with Erase Resume operation are provided. Data# polling or Toggle bits are used to indicate the end of the erase/write operation.

These devices are manufactured at the Macronix fabrication facility using the time tested and proven MXIC's advance technology. This proprietary non-epi process provides a very high degree of latch-up protection for stresses up to 100 milliamperes on address and data pins from -1V to 1.5xVCC.

With low power consumption and enhanced hardware and software features, this flash memory retains data reliably for at least twenty years. Erase and programming functions have been tested to meet a typical specification of 100,000 cycles of operation.




PIN CONFIGURATIONS

48 TSOP (Standard Type) (12mm x 20mm)


| | _ | | | 1 | |
|----------|---|-------|----|---|------|
| A15 [| | 1 | 48 | | A16 |
| A14 [| | 2 () | 47 | | VI/O |
| A13 [| | 3 | 46 | | GND |
| A12 [| | 4 | 45 | | Q15 |
| A11 [| | 5 | 44 | | Q7 |
| A10 [| | 6 | 43 | | Q14 |
| A9 (| | 7 | 42 | | Q6 |
| A8 [| | 8 | 41 | | Q13 |
| A19 | | 9 | 40 | | Q5 |
| NC [| | 10 | 39 | | Q12 |
| WE# [| | 11 | 38 | | Q4 |
| RESET# [| | 12 | 37 | | VCC |
| NC [| | 13 | 36 | | Q11 |
| WP#/ACC | | 14 | 35 | | Q3 |
| RY/BY# [| | 15 | 34 | | Q10 |
| A18 [| | 16 | 33 | | Q2 |
| A17 [| | 17 | 32 | | Q9 |
| A7 [| | 18 | 31 | | Q1 |
| A6 [| | 19 | 30 | | Q8 |
| A5 [| | 20 | 29 | | Q0 |
| A4 [| | 21 | 28 | | OE# |
| A3 [| | 22 | 27 | | GND |
| A2 [| | 23 | 26 | | CE# |
| A1 [| | 24 | 25 | | A0 |
| | | | | | |

48-Ball CSP (TFBGA) (Ball Pitch =0.8mm, Top View, Balls Facing Down, 6 x 8 mm)






48-Ball WFBGA (Balls Facing Down, 4 x 6 x 0.75 mm)



48-Ball XFLGA (Balls Facing Down, 4 x 6 x 0.5 mm)






PIN DESCRIPTION


| SYMBOL | PIN NAME |
|---------|---|
| A0~A19 | Address Input |
| Q0~Q15 | Data Input/Output |
| CE# | Chip Enable Input |
| WE# | Write Enable Input |
| RESET# | Hardware Reset Pin/Sector Protect Unlock |
| OE# | Output Enable Input |
| RY/BY# | Ready/Busy Output |
| VCC | Power Supply Pin (2.7V~3.6V) |
| GND | Ground Pin |
| VI/O | Power Supply for Input/Output |
| WP#/ACC | Hardware write Protect/Acceleration Pin |
| NC | Pin Not Connected Internally |

LOGIC SYMBOL





BLOCK DIAGRAM





BLOCK DIAGRAM DESCRIPTION

The block diagram on Page 10 illustrates a simplified architecture of MX29LV161D T/B. Each block in the block diagram represents one or more circuit modules in the real chip used to access, erase, program, and read the memory array.

The "CONTROL INPUT LOGIC" block receives input pins CE#, OE#, WE#, RESET# and WP#/ACC. It creates internal timing control signals according to the input pins and outputs to the "ADDRESS LATCH AND BUFFER" to latch the external address pins A0-AM(A19). The internal addresses are output from this block to the main array and decoders composed of "X-DECODER", "Y-DECODER", "Y-PASS GATE", and "FLASH ARRAY". The X-DECODER decodes the word-lines of the flash array, while the Y-DECODER decodes the bit-lines of the flash array. The bit lines are electrically connected to the "SENSE AMPLIFIER" and "PGM DATA HV" selectively through the y-pass gates. Sense amplifiers are used to read out the contents of the flash memory, while the "PGM DATA HV" block is used to selectively deliver high power to bit-lines during programming. The "I/O BUFFER" controls the input and output on the Q0-Q15 pads. During read operation, the I/O buffer receives data from sense amplifiers and drives the output pads accordingly. In the last cycle of program command, the I/O buffer transmits the data on Q0-Q15 to "PROGRAM DATA LATCH", which controls the high power drivers in "PGM DATA HV" to selectively program the bits in a word according to the user input pattern.

The "PROGRAM/ERASE HIGH VOLTAGE" block comprises the circuits to generate and deliver the necessary high voltage to the "X-DECODER", "FLASH ARRAY", and "PGM DATA HV" block. The logic control module comprises of the "WRITE STATE MACHINE(WSM)", "STATE REGISTER", "COMMAND DATA DECODER", and "COMMAND DATA LATCH". When the user issues a command by toggling WE#, the command on Q0-Q15 is latched in the command data latch and is decoded by the command data decoder. The state register receives the command and records the current state of the device. The WSM implements the internal algorithms for program or erase according to the current command state by controlling each block in the block diagram.



BLOCK STRUCTURE

The main flash memory array can be organized as 1M Words. The details of the address ranges and the corresponding sector addresses are shown in Table 1-1&1-2. Table 1-1. shows the sector architecture for the Top Boot part, whereas Table 1-2. shows the sector architecture for the Bottom Boot part.

Table 1-1. MX29LV161DT SECTOR ARCHITECTURE

| Sector Size Word Mode (Kwords) | Sector | Sector Address A19-A12 | Address Range Word Mode (x16) |
|-----------------------------------|--------|---------------------------|----------------------------------|
| 32 | SA0 | 00000xxx | 000000h-07FFFh |
| 32 | SA1 | 00001xxx | 008000h-0FFFFh |
| 32 | SA2 | 00010xxx | 010000h-17FFFh |
| 32 | SA3 | 00011xxx | 018000h-01FFFFh |
| 32 | SA4 | 00100xxx | 020000h-027FFFh |
| 32 | SA5 | 00101xxx | 028000h-02FFFFh |
| 32 | SA6 | 00110xxx | 030000h-037FFFh |
| 32 | SA7 | 00111xxx | 038000h-03FFFFh |
| 32 | SA8 | 01000xxx | 040000h-047FFFh |
| 32 | SA9 | 01001xxx | 048000h-04FFFFh |
| 32 | SA10 | 01010xxx | 050000h-057FFFh |
| 32 | SA11 | 01011xxx | 058000h-05FFFFh |
| 32 | SA12 | 01100xxx | 060000h-067FFFh |
| 32 | SA13 | 01101xxx | 068000h-06FFFFh |
| 32 | SA14 | 01110xxx | 070000h-077FFFh |
| 32 | SA15 | 01111xxx | 078000h-07FFFFh |
| 32 | SA16 | 10000xxx | 080000h-087FFFh |
| 32 | SA17 | 10001xxx | 088000h-08FFFFh |
| 32 | SA18 | 10010xxx | 090000h-097FFFh |
| 32 | SA19 | 10011xxx | 098000h-09FFFFh |
| 32 | SA20 | 10100xxx | 0A0000h-0A7FFFh |
| 32 | SA21 | 10101xxx | 0A8000h-0AFFFFh |
| 32 | SA22 | 10110xxx | 0B0000h-0B7FFFh |
| 32 | SA23 | 10111xxx | 0B8000h-0BFFFFh |
| 32 | SA24 | 11000xxx | 0C0000h-0C7FFFh |
| 32 | SA25 | 11001xxx | 0C8000h-0CFFFFh |
| 32 | SA26 | 11010xxx | 0D0000h-0D7FFFh |
| 32 | SA27 | 11011xxx | 0D8000h-0DFFFFh |
| 32 | SA28 | 11100xxx | 0E0000h-0E7FFFh |
| 32 | SA29 | 11101xxx | 0E8000h-0EFFFFh |
| 32 | SA30 | 11110xxx | 0F0000h-0F7FFFh |
| 16 | SA31 | 111110xx | 0F8000h-0FBFFFh |
| 4 | SA32 | 11111100 | 0FC000h-0FCFFFh |
| 4 | SA33 | 1111101 | 0FD000h-0FDFFFh |
| 8 | SA34 | 1111111x | 0FE000h-0FFFFFh |



Table 1-2. MX29LV161DB SECTOR ARCHITECTURE

| Sector Size Word Mode (Kwords) | Sector | Sector Address A19-A12 | Address Range Word Mode (x16) |
|-----------------------------------|--------|---------------------------|----------------------------------|
| 8 | SA0 | 000000x | 000000h-001FFFh |
| 4 | SA1 | 00000010 | 002000h-002FFFh |
| 4 | SA2 | 00000011 | 003000h-003FFFh |
| 16 | SA3 | 000001xx | 004000h-007FFFh |
| 32 | SA4 | 00001xxx | 008000h-00FFFFh |
| 32 | SA5 | 00010xxx | 010000h-017FFFh |
| 32 | SA6 | 00011xxx | 018000h-01FFFFh |
| 32 | SA7 | 00100xxx | 020000h-027FFFh |
| 32 | SA8 | 00101xxx | 028000h-02FFFFh |
| 32 | SA9 | 00110xxx | 030000h-037FFFh |
| 32 | SA10 | 00111xxx | 038000h-03FFFFh |
| 32 | SA11 | 01000xxx | 040000h-047FFFh |
| 32 | SA12 | 01001xxx | 048000h-04FFFFh |
| 32 | SA13 | 01010xxx | 050000h-057FFFh |
| 32 | SA14 | 01011xxx | 058000h-05FFFFh |
| 32 | SA15 | 01100xxx | 060000h-067FFFh |
| 32 | SA16 | 01101xxx | 068000h-06FFFFh |
| 32 | SA17 | 01110xxx | 070000h-077FFFh |
| 32 | SA18 | 01111xxx | 078000h-07FFFFh |
| 32 | SA19 | 10000xxx | 080000h-087FFFh |
| 32 | SA20 | 10001xxx | 088000h-08FFFFh |
| 32 | SA21 | 10010xxx | 090000h-097FFFh |
| 32 | SA22 | 10011xxx | 098000h-09FFFFh |
| 32 | SA23 | 10100xxx | 0A0000h-0A7FFFh |
| 32 | SA24 | 10101xxx | 0A8000h-0AFFFFh |
| 32 | SA25 | 10110xxx | 0B0000h-0B7FFFh |
| 32 | SA26 | 10111xxx | 0B8000h-0BFFFFh |
| 32 | SA27 | 11000xxx | 0C0000h-0C7FFFh |
| 32 | SA28 | 11001xxx | 0C8000h-0CFFFFh |
| 32 | SA29 | 11010xxx | 0D0000h-0D7FFFh |
| 32 | SA30 | 11011xxx | 0D8000h-0DFFFFh |
| 32 | SA31 | 11100xxx | 0E0000h-0E7FFFh |
| 32 | SA32 | 11101xxx | 0E8000h-0EFFFFh |
| 32 | SA33 | 11110xxx | 0F0000h-0F7FFFh |
| 32 | SA34 | 11111xxx | 0F8000h-0FFFFFh |



BUS OPERATIONS

Table 2-1. BUS OPERATION

| Mode Select | RESET# | CE# | WE# | OE# | Address | Data I/O Q0~Q7 | WP#/ACC |
|-------------------------------|----------|-----------|-----|-----|-------------------------------------|-------------------|---------|
| Device Reset | L | Х | Х | Х | X | HighZ | L/H |
| Standby Mode | Vcc±0.3V | Vcc± 0.3V | Х | Х | Х | HighZ | Н |
| Output Disable | Н | L | Н | н | Х | HighZ | L/H |
| Read Mode | Н | L | Н | L | AIN | DOUT | L/H |
| Write (Note1) | Н | L | L | Н | AIN | DIN | Note3 |
| Accelerate Program | Н | L | L | н | AIN | DIN | Vhv |
| Temporary Sector Unprotect | Vhv | x | х | х | AIN | DIN | Note3 |
| Sector Protect (Note2) | Vhv | L | L | Н | Sector Address, A6=L, A1=H, A0=L | DIN, DOUT | L/H |
| Chip Unprotect (Note2) | Vhv | L | L | Н | Sector Address, A6=H, A1=H, A0=L | DIN, DOUT | Note3 |

Notes:

- 1. All sectors will be unprotected if WP#/ACC=Vhv.
- 2. The one outmost boot sectors are protected if WP#/ACC=Vil.
- When WP#/ACC = Vih, the protection conditions of the one outmost boot sectors depend on previous protection conditions."Sector/Sector Block Protection and Unprotection" describes the protect and unprotect method.
- 4. Q0~Q15 are input (DIN) or output (DOUT) pins according to the requests of command sequence, sector protection, or data polling algorithm.



Table 2-2. BUS OPERATION

| | Control Input | | AM | A11 | | A 8 | | A5 | | | | | |
|---|---------------|-----|-----|-----------|-----------|------------|-------------|----|----------|----|----|------------------------|----------|
| ltem | CE# | WE# | OE# | to A12 | to A10 | A9 | A9 to A7 | | to A2 | A1 | A0 | Q0 ~ Q7 | Q8 ~ Q15 |
| Sector Lock Status Verification | L | Н | L | SA | x | V_{hv} | х | L | x | н | L | 01h or 00h (Note 1) | x |
| Read Silicon ID Manufacturer Code | L | Н | L | x | x | V_{hv} | x | L | x | L | L | C2h | x |
| Read Silicon ID MX29LV161DT | L | Н | L | x | x | V_{hv} | x | L | x | L | Н | C4h | 22h |
| Read Silicon ID MX29LV161DB | L | Н | L | x | x | V_{hv} | x | L | x | L | Н | 49h | 22h |

Notes:

1. Sector unprotected code:00h. Sector protected code:01h.

2. AM: MSB of address.



FUNCTIONAL OPERATION DESCRIPTIONS

WRITE COMMANDS/COMMAND SEQUENCES

To write a command to the device, system must drive WE# and CE# to Vil, and OE# to Vih. In a command cycle, all addresses are latched at the later falling edge of CE# and WE#, and all data are latched at the earlier rising edge of CE# and WE#.

Figure 1 illustrates the AC timing waveform of a write command, and Table 3 defines all the valid command sets of the device. System is not allowed to write invalid commands not defined in this datasheet. Writing an invalid command will bring the device to an undefined state.

REQUIREMENTS FOR READING ARRAY DATA

Read array action is to read the data stored in the array. While the memory device is in powered up or has been reset, it will automatically enter the status of read array. If the microprocessor wants to read the data stored in array, it has to drive CE# (device enable control pin) and OE# (Output control pin) as Vil, and input the address of the data to be read into address pins at the same time. After a period of read cycle (Tce or Taa), the data being read out will be displayed on output pins for microprocessor to access. If CE# or OE# is Vih, the output will be in tri-state, and there will be no data displayed on output pin at all.

After the memory device completes embedded operation (automatic Erase or Program), it will automatically return to the status of read array, and the device can read the data in any address in the array. In the process of erasing, if the device receives the Erase suspend command, erase operation will be stopped temporarily after a period of time no more than Tready1 and the device will return to the status of read array. At this time, the device can read the data stored in any address except the sector being erased in the array. In the status of erase suspend, if user wants to read the data in the sectors being erased, the device will output status data onto the output. Similarly, if program command is issued after erase suspend, after program operation is completed, system can still read array data in any address except the sectors to be erased.

The device needs to issue reset command to enable read array operation again in order to arbitrarily read the data in the array in the following two situations:

1. In program or erase operation, the programming or erasing failure causes Q5 to go high.

2. The device is in auto select mode or CFI mode.

In the two situations above, if reset command is not issued, the device is not in read array mode and system must issue reset command before reading array data.



RESET# OPERATION

Driving RESET# pin low for a period more than Trp will reset the device back to read mode. If the device is in program or erase operation, the reset operation will take at most a period of Tready1 for the device to return to read array mode. Before the device returns to read array mode, the RY/BY# pin remains low (busy status).

When RESET# pin is held at GND±0.3V, the device consumes standby current(Isb). However, device draws larger current if RESET# pin is held at Vil but not within GND±0.3V.

It is recommended that the system to tie its reset signal to RESET# pin of flash memory, so that the flash memory will be reset during system reset and allows system to read boot code from flash memory.

SECTOR PROTECT OPERATION

When a sector is protected, program or erase operation will be disabled on that protected sector. MX29LV161D T/B provides two methods for sector protection.

Once the sector is protected, the sector remains protected until next chip unprotect, or is temporarily unprotected by asserting RESET# pin at Vhv. Refer to temporary sector unprotect operation for further details.

The first method is by applying Vhv on RESET# pin. Refer to Figure 12 for timing diagram and Figure 13 for the algorithm for this method.

The other method is asserting Vhv on A9 and OE# pins, with A6 and CE# at Vil. The protection operation begins at the falling edge of WE# and terminates at the rising edge. Contact Macronix for details.

CHIP UNPROTECT OPERATION

MX29LV161D T/B provides two methods for chip unprotect. The chip unprotect operation unprotects all sectors within the device. It is recommended to protect all sectors before activating chip unprotect mode. All sectors are unprotected when shipped from the factory.

The first method is by applying Vhv on RESET# pin. Refer to Figure 12 for timing diagram and Figure 14 for algorithm of the operation.

The other method is asserting Vhv on A9 and OE# pins, with A6 at Vih and CE# at Vil. The unprotect operation begins at the falling edge of WE# and terminates at the rising edge. Contact Macronix for details.

HARDWARE WRITE PROTECT

By driving the WP#/ACC pin LOW, the outermost one boot sectors are protected from all erase/program operations. If WP#/ACC is held HIGH (Vih), these one outermost sectors revert to their previously protected/unprotected status.

ACCELERATED PROGRAMMING OPERATION

By applying high voltage (Vhv) to the WP#/ACC pin, the device will enter the Accelerated Programming mode. This mode permits the system to skip the normal command unlock sequences and program word locations di-



rectly.

Typically, this mode provides a 30% reduction in overall programming times. During accelerated programming, the current drawn from the WP#/ACC pin is no more than ICP1.

TEMPORARY SECTOR UNPROTECT OPERATION

System can apply RESET# pin at Vhv to place the device in temporary unprotect mode. In this mode, previously protected sectors can be programmed or erased just as it is unprotected. The devices return to normal operation once Vhv is removed from RESET# pin and previously protected sectors are again protected.

AUTOMATIC SELECT OPERATION

When the device is in Read array mode, erase-suspended read array mode or CFI mode, user can issue read silicon ID command to enter read silicon ID mode. After entering read silicon ID mode, user can query several silicon IDs continuously and does not need to issue read silicon ID mode again. When A0 is Low, device will output Macronix Manufacture ID C2h. When A0 is high, device will output Device ID. In read silicon ID mode, issuing reset command will reset device back to read array mode or erase-suspended read array mode.

Another way to enter read silicon ID is to apply high voltage on A9 pin with CE#, OE#, A6 and A1 at Vil. While the high voltage of A9 pin is discharged, device will automatically leave read silicon ID mode and go back to read array mode or erase-suspended read array mode. When A0 is Low, device will output Macronix Manufacture ID C2h. When A0 is high, device will output Device ID.

VERIFY SECTOR PROTECT STATUS OPERATION

MX29LV161D T/B provides hardware sector protection against Program and Erase operation for protected sectors. The sector protect status can be read through Sector Protect Verify command. This method requires Vhv on A9 pin, Vih on WE# and A1 pins, Vil on CE#, OE#, A6 and A0 pins, and sector address on A12 to AM pins. If the read out data is 01h, the designated sector is protected. Oppositely, if the read out data is 00h, the designated sector is not protected.

DATA PROTECTION

To avoid accidental erasure or programming of the device, the device is automatically reset to read array mode during power up. Besides, only after successful completion of the specified command sets will the device begin its erase or program operation.

Other features to protect the data from accidental alternation are described as followed.

LOW VCC WRITE INHIBIT

The device refuses to accept any write command when Vcc is less than Vlko. This prevents data from spuriously altered. The device automatically resets itself when Vcc is lower than Vlko and write cycles are ignored until Vcc is greater than Vlko. System must provide proper signals on control pins after Vcc is larger than Vlko to avoid unintentional program or erase operation.



WRITE PULSE "GLITCH" PROTECTION

CE#, WE#, OE# pulses shorter than 5ns are treated as glitches and will not be regarded as an effective write cycle.

LOGICAL INHIBIT

A valid write cycle requires both CE# and WE# at Vil with OE# at Vih. Write cycle is ignored when either CE# at Vih, WE# at Vih, or OE# at Vil.

POWER-UP SEQUENCE

Upon power up, MX29LV161D T/B is placed in read array mode. Furthermore, program or erase operation will begin only after successful completion of specified command sequences.

POWER-UP WRITE INHIBIT

When WE#, CE# is held at Vil and OE# is held at Vih during power up, the device ignores the first command on the rising edge of WE#.

POWER SUPPLY DECOUPLING

A 0.1uF capacitor should be connected between the Vcc and GND to reduce the noise effect.



COMMAND OPERATIONS

TABLE 3. MX29LV161D T/B COMMAND DEFINITIONS

| | | | | A | utomatic Sele | | | |
|---------|------|-----------|------------|-------------------|---------------|--------------------------|---------|------------|
| Command | | Read Mode | Reset Mode | Manifacture ID | Device ID | Sector Protect Verify | Program | Chip Erase |
| 1st Bus | Addr | Addr | XXX | 555 | 555 | 555 | 555 | 555 |
| Cycle | Data | Data | F0 | AA | AA | AA | AA | AA |
| 2nd Bus | Addr | | | 2AA | 2AA | 2AA | 2AA | 2AA |
| Cycle | Data | | | 55 | 55 | 55 | 55 | 55 |
| 3rd Bus | Addr | | | 555 | 555 | 555 | 555 | 555 |
| Cycle | Data | | | 90 | 90 | 90 | A0 | 80 |
| 4th Bus | Addr | | | X00 | X01 | (Sector) X02 | Address | 555 |
| Cycle | Data | | | C2h | ID | 00/01 | Data | AA |
| 5th Bus | Addr | | | | | | | 2AA |
| Cycle | Data | | | | | | | 55 |
| 6th Bus | Addr | | | | | | | 555 |
| Cycle | Data | | | | | | | 10 |

| Command | | Sector Erase | CFI Read | Erase Suspend | Erase Resume |
|---------|------|--------------|----------|------------------|-----------------|
| 1st Bus | Addr | 555 | 55 | XXX | XXX |
| Cycle | Data | AA | 98 | B0 | 30 |
| 2nd Bus | Addr | 2AA | | | |
| Cycle | Data | 55 | | | |
| 3rd Bus | Addr | 555 | | | |
| Cycle | Data | 80 | | | |
| 4th Bus | Addr | 555 | | | |
| Cycle | Data | AA | | | |
| 5th Bus | Addr | 2AA | | | |
| Cycle | Data | 55 | | | |
| 6th Bus | Addr | Sector | | | |
| Cycle | Data | 30 | | | |

Notes:

1. Device ID : MX29LV161DT: 22C4h; MX29LV161DB: 2249h.

- 2. For sector protect verify result, XX00h/00h means sector is not protected, XX01h/01h means sector has been protected.
- 3. Sector Protect command is valid during Vhv at RESET# pin, Vih at A1 pin and Vil at A0, A6 pins. The last Bus cycle is for protect verify.
- 4. It is not allowed to adopt any other code which is not in the above command definition table.



COMMAND OPERATIONS (cont'd)

AUTOMATIC PROGRAMMING OF THE MEMORY ARRAY

The MX29LV161D T/B provides the user the ability to program the memory array in Word mode. As long as the users enters the correct cycle defined in the Table 3 (including 2 unlock cycles and the A0h program command), any word data provided on the data lines by the system will automatically be programmed into the array at the specified location.

After the program command sequence has been executed, the internal write state machine (WSM) automatically executes the algorithms and timings necessary for programming and verification, which includes generating suitable program pulses, checking cell threshold voltage margins, and repeating the program pulse if any cells do not pass verification or have low margins. The internal controller protects cells that do pass verification and margin tests from being over-programmed by inhibiting further program pulses to these passing cells as weaker cells continue to be programmed.

With the internal WSM automatically controlling the programming process, the user only needs to enter the program command and data once.

Programming will only change the bit status from "1" to "0". It is not possible to change the bit status from "0" to "1" by programming. This can only be done by an erase operation. Furthermore, the internal write verification only checks and detects errors in cases where a "1" is not successfully programmed to "0".

Any commands written to the device during programming will be ignored except hardware reset, which will terminate the program operation after a period of time no more than Tready1. When the embedded program algorithm is complete or the program operation is terminated by a hardware reset, the device will return to Read mode.

After the embedded program operation has begun, the user can check for completion by reading the following bits in the status register:

| Status | Q7*1 | Q6*1 | Q5 | RY/BY# *2 |
|-------------------|------|---------------|----|-----------|
| In progress *3 | Q7# | Toggling | 0 | 0 |
| Finished | Q7 | Stop toggling | 0 | 1 |
| Exceed time limit | Q7# | Toggling | 1 | 0 |

*1: When an attempt is made to program a protected sector, the program operation will abort thus preventing any data changes in the protected sector. Q7 will output complement data and Q6 will toggle briefly (1us or less) before aborting and returning the device to Read mode.

*2: RY/BY# is an open drain output pin and should be connected to VCC through a high value pull-up resistor.

*3: The status "in progress" means both program and erase-suspended program mode.

ERASING THE MEMORY ARRAY

There are two types of erase operations performed on the memory array -- Sector Erase and Chip Erase. In the Sector Erase operation, one or more selected sectors may be erased simultaneously. In the Chip Erase operation, the complete memory array is erased except for any protected sectors.



COMMAND OPERATIONS (cont'd)

SECTOR ERASE

The sector erase operation is used to clear data within a sector by returning all of its memory locations to the "1" state. It requires six command cycles to initiate the erase operation. The first two cycles are "unlock cycles", the third is a configuration cycle, the fourth and fifth are also "unlock cycles", and the sixth cycle is the Sector Erase command. After the sector erase command sequence has been issued, an internal 50us time-out counter is started. Until this counter reaches zero, additional sector addresses and Sector Erase commands may be issued thus allowing multiple sectors to be selected and erased simultaneously. After the 50us time-out counter has expired, no new commands will be accepted and the embedded sector erase operation will begin. Note that the 50us timer-out counter is restarted after every erase command sequence. If the user enters any command other than Sector Erase or Erase Suspend during the time-out period, the erase operation will abort and the device will return to Read mode.

After the embedded sector erase operation begins, all commands except Erase Suspend will be ignored. The only way to interrupt the operation is with an Erase Suspend command or with a hardware reset. The hardware reset will completely abort the operation and return the device to Read mode.

| Status | Q7 | Q6 | Q5 | Q3 (*1) | Q2 | RY/BY#(*2) |
|---------------------|----|---------------|----|---------|----------|------------|
| Time-out period | 0 | Toggling | 0 | 0 | Toggling | 0 |
| In progress | 0 | Toggling | 0 | 1 | Toggling | 0 |
| Finished | 1 | Stop toggling | 0 | 1 | 1 | 1 |
| Exceeded time limit | 0 | Toggling | 1 | 1 | Toggling | 0 |

The system can determine the status of the embedded sector erase operation by the following methods:

Note :

- 1. The Q3 status bit is the time-out indicator. When Q3=0, the time-out counter has not yet reached zero and a new Sector Erase command may be issued to specify the address of another sector to be erased. When Q3=1, the time-out counter has expired and the Sector Erase operation has already begun. Erase Suspend is the only valid command that may be issued once the embedded erase operation is underway.
- 2. RY/BY# is an open drain output pin and should be connected to VCC through a high value pull-up resistor.
- 3. When an attempt is made to erase only protected sector(s), the program operation will abort thus preventing any data changes in the protected sector(s). Q7 will output its complement data and Q6 will toggle briefly (100us or less) before aborting and returning the device to Read mode. If unprotected sectors are also specified, however, they will be erased normally and the protected sector(s) will remain unchanged.
- 4. Q2 is a localized indicator showing a specified sector is undergoing erase operation or not. Q2 toggles when user reads at addresses where the sectors are actively being erased (in erase mode) or to be erased (in erase suspend mode). When a sector has been completely erased, Q2 stops toggling at the sector even when the device is still in erase operation for remaining selected sectors. At that circumstance, Q2 will still toggle when device is read at any other sector that remains to be erased.

1



COMMAND OPERATIONS (cont'd)

CHIP ERASE

The Chip Erase operation is used erase all the data within the memory array. All memory cells containing a "0" will be returned to the erased state of "1". This operation requires 6 write cycles to initiate the action. The first two cycles are "unlock" cycles, the third is a configuration cycle, the fourth and fifth are also "unlock" cycles, and the sixth cycle initiates the chip erase operation.

During the chip erase operation, no other software commands will be accepted, but if a hardware reset is received or the working voltage is too low, that chip erase will be terminated. After Chip Erase, the chip will automatically return to Read mode.

The system can determine the status of the embedded chip erase operation by the following methods:

| Status | Q7 | Q6 | Q5 | Q2 | RY/BY# ^{*1} |
|-------------------|----|---------------|----|----------|----------------------|
| In progress | 0 | Toggling | 0 | Toggling | 0 |
| Finished | 1 | Stop toggling | 0 | 1 | 1 |
| Exceed time limit | 0 | Toggling | 1 | Toggling | 0 |

*1: RY/BY# is an open drain output pin and should be connected to VCC through a high value pull-up resistor.

SECTOR ERASE SUSPEND

After beginning a sector erase operation, Erase Suspend is the only valid command that may be issued. If system issues an Erase Suspend command during the 50us time-out period following a Sector Erase command, the time-out period will terminate immediately and the device will enter Erase-Suspended Read mode. If the system issues an Erase Suspend command after the sector erase operation has already begun, the device will not enter Erase-Suspended Read mode until Tready1 time has elapsed. The system can determine if the device has entered the Erase-Suspended Read mode through Q6, Q7, and RY/BY#.

After the device has entered Erase-Suspended Read mode, the system can read or program any sector(s) except those being erased by the suspended erase operation. Reading any sector being erased or programmed will return the contents of the status register. Whenever a suspend command is issued, user must issue a resume command and check Q6 toggle bit status, before issue another erase command. The system can use the status register bits shown in the following table to determine the current state of the device:

| Status | Q7 | Q6 | Q5 | Q3 | Q2 | RY/BY# |
|---|------|-----------|------|------|--------|--------|
| Erase suspend read in erase suspended sector | 1 | No toggle | 0 | N/A | Toggle | 1 |
| Erase suspend read in non-erase suspended sector | Data | Data | Data | Data | Data | 1 |
| Erase suspend program in non-erase suspended sector | Q7# | Toggle | 0 | N/A | N/A | 0 |

When the device has suspended erasing, user can execute the command sets except sector erase and chip erase, such as read silicon ID, sector protect verify, program, CFI query and erase resume.



COMMAND OPERATIONS (cont'd)

SECTOR ERASE RESUME

The sector Erase Resume command is valid only when the device is in Erase-Suspended Read mode. After erase resumes, the user can issue another Ease Suspend command, but there should be a 4ms interval between Ease Resume and the next Erase Suspend command. If the user enters an infinite suspend-resume loop, or suspend-resume exceeds 1024 times, erase times will increase dramatically.

AUTOMATIC SELECT OPERATIONS

When the device is in Read mode, Erase-Suspended Read mode, or CFI mode, the user can issue the Automatic Select command shown in Table 3 (two unlock cycles followed by the Automatic Select command 90h) to enter Automatic Select mode. After entering Automatic Select mode, the user can query the Manufacturer ID, Device ID, or Sector protected status multiple times without issuing a new Automatic Select command.

While In Automatic Select mode, issuing a Reset command (F0h) will return the device to Read mode (or Erase-Suspended Read mode if Erase-Suspend was active).

Another way to enter Automatic Select mode is to use one of the bus operations shown in Table 2-2. BUS OPERATION. After the high voltage (Vhv) is removed from the A9 pin, the device will automatically return to Read mode or Erase-Suspended Read mode.

AUTOMATIC SELECT COMMAND SEQUENCE

Automatic Select mode is used to access the manufacturer ID, device ID and to verify whether or not a sector is protected. The automatic select mode has four command cycles. The first two are unlock cycles, and followed by a specific command. The fourth cycle is a normal read cycle, and user can read at any address any number of times without entering another command sequence. The reset command is necessary to exit the Automatic Select mode and back to read array. The following table shows the identification code with corresponding address.

| | Address (Hex) | Data (Hex) | Representation |
|-----------------------|-----------------------|------------|------------------------|
| Manufacturer ID | X00 | 00C2 | |
| Device ID | X01 | 22C4/2249 | Top/Bottom Boot Sector |
| Sector Protect Verify | (Sector address) X 02 | 00/01 | Unprotected/protected |

After entering automatic select mode, no other commands are allowed except the reset command.



COMMAND OPERATIONS (cont'd)

READ MANUFACTURER ID OR DEVICE ID

The Manufacturer ID (identification) is a unique hexadecimal number assigned to each manufacturer by the JE-DEC committee. Each company has its own manufacturer ID, which is different from the ID of all other companies. The number assigned to Macronix is C2h.

The Device ID is a unique hexadecimal number assigned by the manufacturer for each one of the flash devices made by that manufacturer.

The above two ID types are stored in a 16-bit register on the flash device -- eight bits for each ID. This register is normally read by the user or by the programming machine to identify the manufacturer and the specific device.

After entering Automatic Select mode, performing a read operation with A1 & A0 held LOW will cause the device to output the Manufacturer ID on the Data I/O (Q7 to Q0) pins. Performing a read operation with A1 LOW and A0 HIGH will cause the device to output the Device ID.

VERIFY SECTOR PROTECTION

After entering Automatic Select mode, performing a read operation with A1 held HIGH and A0, A6 held LOW and the address of the sector to be checked applied to A19 to A12, data bit Q0 will indicate the protected status of the addressed sector. If Q0 is HIGH, the sector is protected. Conversely, if Q0 is LOW, the sector is unprotected.

RESET

In the following situations, executing reset command will reset device back to read array mode:

- Among erase command sequence (before the full command set is completed)
- Sector erase time-out period
- Erase fail (while Q5 is high)
- Among program command sequence (before the full command set is completed, erase-suspended program included)
- Program fail (while Q5 is high, and erase-suspended program fail is included)
- Read silicon ID mode
- Sector protect verify
- CFI mode

While device is at the status of program fail or erase fail (Q5 is high), user must issue reset command to reset device back to read array mode. While the device is in read silicon ID mode, sector protect verify or CFI mode, user must issue reset command to reset device back to read array mode.

When the device is in the progress of programming (not program fail) or erasing (not erase fail), device will ignore reset command.



COMMON FLASH MEMORY INTERFACE (CFI) MODE

QUERY COMMAND AND COMMON FLASH INTERFACE (CFI) MODE

MX29LV161D T/B features CFI mode. Host system can retrieve the operating characteristics, structure and vendor-specified information such as identifying information, memory size, byte/word configuration, operating voltages and timing information of this device by CFI mode. If the system writes the CFI Query command "98h", to address "55h"/"AAh", the device will enter the CFI Query Mode, any time the device is ready to read array data. The system can read CFI information at the addresses given in Table 4.

Once user enters CFI query mode, user can not issue any other commands except reset command. The reset command is required to exit CFI mode and go back to the mode before entering CFI. The system can write the CFI Query command only when the device is in read mode, erase suspend, standby mode or automatic select mode.

Table 4-1. CFI mode: Identification Data Values

(All values in these tables are in hexadecimal)

| Description | Address (h) | Data (h) |
|--|-------------|-----------|
| Description | (Word Mode) | Data (II) |
| | 10 | 0051 |
| Query-unique ASCII string "QRY" | 11 | 0052 |
| | 12 | 0059 |
| Primary yandar command act and control interface ID code | 13 | 0002 |
| Primary vendor command set and control interface ID code | 14 | 0000 |
| Address for primary algorithm extended guery table | 15 | 0040 |
| Address for primary algorithm extended query table | 16 | 0000 |
| Alternate vendor command set and control interface ID code | 17 | 0000 |
| | 18 | 0000 |
| Address for alternate algorithm extended query table | 19 | 0000 |
| Address for alternate algorithm extended query table | 1A | 0000 |

Table 4-2. CFI Mode: System Interface Data Values

| Description | Address (h) (Word Mode) | Data (h) |
|--|----------------------------|----------|
| Vcc supply minimum program/erase voltage | 1B | 0027 |
| Vcc supply maximum program/erase voltage | 1C | 0036 |
| VPP supply minimum program/erase voltage | 1D | 0000 |
| VPP supply maximum program/erase voltage | 1E | 0000 |
| Typical timeout per single word/byte write, 2 ⁿ us | 1F | 0004 |
| Typical timeout for maximum-size buffer write, 2 ⁿ us | 20 | 0000 |
| Typical timeout per individual block erase, 2 ⁿ ms | 21 | 000A |
| Typical timeout for full chip erase, 2 ⁿ ms | 22 | 0000 |
| Maximum timeout for word/byte write, 2 ⁿ times typical | 23 | 0005 |
| Maximum timeout for buffer write, 2 ⁿ times typical | 24 | 0000 |
| Maximum timeout per individual block erase, 2 ⁿ times typical | 25 | 0004 |
| Maximum timeout for chip erase, 2 ⁿ times typical | 26 | 0000 |



Table 4-3. CFI Mode: Device Geometry Data Values

| Description | Address (h) (Word Mode) | Data (h) |
|--|----------------------------|----------|
| Device size = 2 ⁿ in number of bytes (MX29LV161D) | 27 | 0015 |
| | 28 | 0001 |
| Flash device interface description (01=asynchronous x16) | 29 | 0000 |
| Maximum number of butca in buffer units -2^{n} (not current) | 2A | 0000 |
| Maximum number of bytes in buffer write = 2 ⁿ (not support) | 2B | 0000 |
| Number of erase regions within device | 2C | 0004 |
| | 2D | 0000 |
| Index for Erase Bank Area 1 | 2E | 0000 |
| [2E,2D] = # of same-size sectors in region 1-1 [30, 2F] = sector size in multiples of 256-bytes | 2F | 0040 |
| | 30 | 0000 |
| | 31 | 0001 |
| | 32 | 0000 |
| Index for Erase Bank Area 2 | 33 | 0020 |
| | 34 | 0000 |
| | 35 | 0000 |
| | 36 | 0000 |
| Index for Erase Bank Area 3 | 37 | 0080 |
| | 38 | 0000 |
| | 39 | 001E |
| | 3A | 0000 |
| Index for Erase Bank Area 4 (for MX29LV160D) | 3B | 0000 |
| | 3C | 0001 |



Table 4-4. CFI Mode: Primary Vendor-Specific Extended Query Data Values

| Description | Address (h) (Word Mode) | Data (h) |
|---|----------------------------|-----------|
| | 40 | 0050 |
| Query - Primary extended table, unique ASCII string, PRI | 41 | 0052 |
| | 42 | 0049 |
| Major version number, ASCII | 43 | 0031 |
| Minor version number, ASCII | 44 | 0030 |
| Unlock recognizes address (0= recognize, 1= don't recognize) | 45 | 0000 |
| Erase suspend (2= to both read and program) | 46 | 0002 |
| Sector protect (N= # of sectors/group) | 47 | 0001 |
| Temporary sector unprotect (1=supported) | 48 | 0001 |
| Sector protect/Chip unprotect scheme | 49 | 0004 |
| Simultaneous R/W operation (0=not supported) | 4A | 0000 |
| Burst mode (0=not supported) | 4B | 0000 |
| Page mode (0=not supported) | 4C | 0000 |
| Minimum acceleration supply (0= not supported), [D7:D4] for volt, [D3:D0] for 100mV | 4D | 00A5 |
| Maximum acceleration supply (0= not supported), [D7:D4] for volt, [D3:D0] for 100mV | 4E | 00B5 |
| Top/Bottom boot block indicator 02h=bottom boot device 03h=top boot device | 4F | 0002/0003 |



ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM STRESS RATINGS

| Surrounding Temperature with Bias | | -65°C to +125°C |
|---|--------------------|--------------------|
| Storage Temperature | | -65°C to +150°C |
| | VCC | -0.5V to +4.0V |
| | VI/O | -0.5V to +4.0V |
| Voltage Range | RESET#, A9 and OE# | -0.5V to +10.5V |
| | The other pins | -0.5V to Vcc +0.5V |
| Output Short Circuit Current (less than one second) | | 200 mA |

Note:

1. Minimum voltage may undershoot to -2V during transition and for less than 20ns during transitions.

2. Maximum voltage may overshoot to Vcc+2V during transition and for less than 20ns during transitions.

OPERATING TEMPERATURE AND VOLTAGE

| Commercial (C) Grade | Surrounding Temperature (TA) | 0°C to +70°C |
|----------------------|------------------------------|----------------|
| Industrial (I) Grade | Surrounding Temperature (TA) | -40°C to +85°C |
| VCC Supply Voltages | VCC range | +2.7V to 3.6V |
| VI/O Supply Voltages | VI/O range | 1.65V to 3.6V |




DC CHARACTERISTICS

| Symbol | Description | Min. | Тур. | Max. | Remark |
|--------|--|-------------|------|-------------|---|
| lilk | Input Leak | | | ± 1.0uA | |
| lilk9 | A9 Leak | | | 35uA | A9=10.5V |
| lolk | Output Leak | | | ± 1.0uA | |
| lcr1 | Read Current(5MHz) | | 5mA | 12mA | CE#=Vil, OE#=Vih |
| lcr2 | Read Current(1MHz) | | 2mA | 4mA | CE#=Vil, OE#=Vih |
| Icw | Write Current | | 15mA | 30mA | CE#=Vil, OE#=Vih, WE#=Vil |
| Isb | Standby Current | | 5uA | 15uA | Vcc=Vcc max, other pins disable |
| lsbr | Reset Current | | 5uA | 15uA | Vcc=Vccmax, Reset# enable, other pins disable |
| Isbs | Sleep Mode Current | | 5uA | 15uA | |
| lcp1 | Accelerated Pgm Current, WP#/Acc pin | | 5mA | 10mA | CE#=Vil, OE#=Vih |
| lcp2 | Accelerated Pgm Current, Vcc pin | | 15mA | 30mA | CE#=Vil, OE#=Vih |
| Vil | Input Low Voltage | -0.1V | | 0.3xVI/O | |
| Vih | Input High Voltage | 0.7 x VI/O | | VI/O + 0.3V | |
| Vhv | Very High Voltage for hardware Protect/ Unprotect/Auto Select/Temporary Unprotect | 9.5V | | 10.5V | |
| Vol | Output Low Voltage | | | 0.15 x VI/O | lol=100uA |
| Voh | Output High Voltage | 0.85 x VI/O | | | loh=-100uA |
| Vlko | Low Vcc Lock-out Voltage | 2.3V | | 2.5V | |




SWITCHING TEST CIRCUIT



Test Condition Output Load Capacitance,CL : 30pF(90ns)R1=R2=25K Ω Rise/Fall Times : 5ns In/Out reference levels :VI/O / 2

SWITCHING TEST WAVEFORM





AC CHARACTERISTICS


| Symbol | Description | | Min. | Тур. | Max. | Unit |
|--------|---|------------------------|------|------|------|------|
| Таа | Valid data output after address | | | | 90 | ns |
| Тсе | Valid data output after CE# low | | | | 90 | ns |
| Тое | Valid data output after OE# low | | | | 40 | ns |
| Tdf | Data output floating after OE# high | | | | 30 | ns |
| Toh | Output hold time from the earliest rising edg | e of address, CE#, OE# | 0 | | | ns |
| Trc | Read period time | | 90 | | | ns |
| Tsrw | Latency Between Read and Write Operatior | ו (*Note 1) | 45 | | | ns |
| Twc | Write period time | | 90 | | | ns |
| Tcwc | Command write period time | | 90 | | | ns |
| Tas | Address setup time | | 0 | | | ns |
| Tah | Address hold time | | 45 | | | ns |
| Tds | Data setup time | | 35 | | | ns |
| Tdh | Data hold time | | 0 | | | ns |
| Tvcs | Vcc setup time | | 200 | | | us |
| Tcs | Chip enable Setup time | | 0 | | | ns |
| Tch | Chip enable hold time | | 0 | | | ns |
| Toes | Output enable setup time | | 0 | | | ns |
| Toeh | Quitaut enable hold time | Read | 0 | | | ns |
| IDen | Output enable hold time | oggle & Data# Polling | 10 | | | ns |
| Tws | WE# setup time | | 0 | | | ns |
| Twh | WE# hold time | | 0 | | | ns |
| Тсер | CE# pulse width | | 35 | | | ns |
| Tceph | CE# pulse width high | | 30 | | | ns |
| Тwp | WE# pulse width | | 35 | | | ns |
| Twph | WE# pulse width high | | 30 | | | ns |
| Tbusy | Program/Erase active time by RY/BY# | | | | 90 | ns |
| Tghwl | Read recover time before write | | 0 | | | ns |
| Tghel | Read recover time before write | | 0 | | | ns |
| Twhwh1 | Program operation | | | 11 | | us |
| Twhwh1 | Accelerated program operation | | | 7 | 210 | us |
| Twhwh2 | Sector Erase operation | | | 0.7 | | sec |
| Tbal | Sector Add hold time | | | | 50 | us |

* Note 1: Sampled only, not 100% tested.



WRITE COMMAND OPERATION


Figure 1. COMMAND WRITE OPERATION





READ/RESET OPERATION

Figure 2. READ TIMING WAVEFORM






AC CHARACTERISTICS

| ltem | Description | Setup | Speed | Unit |
|---------|---|-------|-------|------|
| Trp1 | RESET# Pulse Width (During Automatic Algorithms) | MIN | 10 | us |
| Trp2 | RESET# Pulse Width (NOT During Automatic Algorithms) | MIN | 500 | ns |
| Trh | RESET# High Time Before Read | MIN | 70 | ns |
| Trb1 | RY/BY# Recovery Time (to CE#, OE# go low) | MIN | 0 | ns |
| Trb2 | RY/BY# Recovery Time (to WE# go low) | MIN | 50 | ns |
| Tready1 | RESET# PIN Low (During Automatic Algorithms) to Read or Write | MAX | 20 | us |
| Tready2 | RESET# PIN Low (NOT During Automatic Algorithms) to Read or Write | MAX | 500 | ns |

Figure 3. RESET# TIMING WAVEFORM





ERASE/PROGRAM OPERATION

Figure 4. AUTOMATIC CHIP ERASE TIMING WAVEFORM







Figure 5. AUTOMATIC CHIP ERASE ALGORITHM FLOWCHART












Figure 7. AUTOMATIC SECTOR ERASE ALGORITHM FLOWCHART







Figure 8. ERASE SUSPEND/RESUME FLOWCHART









Figure 9. AUTOMATIC PROGRAM TIMING WAVEFORM

Figure 10. ACCELERATED PROGRAM TIMING DIAGRAM









Figure 11. CE# CONTROLLED WRITE TIMING WAVEFORM



Figure 12. AUTOMATIC PROGRAMMING ALGORITHM FLOWCHART





SECTOR PROTECT/CHIP UNPROTECT

Figure 13. SECTOR PROTECT/CHIP UNPROTECT WAVEFORM (RESET# Control)






Figure 14. IN-SYSTEM SECTOR PROTECT WITH RESET#=Vhv






Figure 15. CHIP UNPROTECT ALGORITHM WITH RESET#=Vhv






Table 5. TEMPORARY SECTOR UNPROTECT

| Parameter | Alt | Description | Condition | Speed | Unit |
|-----------|-------|---|-----------|-------|------|
| Trpvhh | Tvidr | RESET# Rise Time to Vhv and Vhv Fall Time to RESET# | MIN | 500 | ns |
| Tvhhwl | Trsp | RESET# Vhv to WE# Low | MIN | 4 | us |

Figure 16. TEMPORARY SECTOR UNPROTECT WAVEFORM







Figure 17. TEMPORARY SECTOR UNPROTECT FLOWCHART




Notes:

1. Temporary unprotect all protected sectors Vhv=9.5~10.5V.

2. After leaving temporary unprotect mode, the previously protected sectors are again protected.



Figure 18. SILICON ID READ TIMING WAVEFORM





WRITE OPERATION STATUS

Figure 19. DATA# POLLING TIMING WAVEFORM (DURING AUTOMATIC ALGORITHM)







Figure 20. DATA# POLLING ALGORITHM



Notes:

- 1. For programming, valid address means program address.
- For erasing, valid address means erase sectors address.
- 2. Q7 should be rechecked even Q5="1" because Q7 may change simultaneously with Q5.







Figure 21. TOGGLE BIT TIMING WAVEFORM (DURING AUTOMATIC ALGORITHM)



Figure 22. TOGGLE BIT ALGORITHM



Notes:

- 1. Read toggle bit twice to determine whether or not it is toggling.
- 2. Recheck toggle bit because it may stop toggling as Q5 changes to "1".



RECOMMENDED OPERATING CONDITIONS

At Device Power-Up

AC timing illustrated in Figure A is recommended for the supply voltages and the control signals at device powerup. If the timing in the figure is ignored, the device may not operate correctly.




Figure A. AC Timing at Device Power-Up

| Symbol | Parameter | Min. | Max. | Unit |
|--------|------------------------|------|--------|------|
| Tvr | Vcc Rise Time | 20 | 500000 | us/V |
| Tr | Input Signal Rise Time | | 20 | us/V |
| Tf | Input Signal Fall Time | | 20 | us/V |
| Tvcs | Vcc Setup Time | 200 | | us |



ERASE AND PROGRAMMING PERFORMANCE

| PARAMETER | | | UNITS | |
|--------------------------|------|---------|-------|--------|
| PARAMETER | MIN. | TYP. | MAX. | |
| Chip Erase Time | | 15 | 32 | sec |
| Sector Erase Time | | 0.7 | 2 | sec |
| Erase/Program Cycles | | 100,000 | | Cycles |
| Chip Programming Time | | 12 | 36 | sec |
| Word Program Time | | 11 | 360 | us |
| Accelerated Program Time | | 7 | 210 | us |

Notes:

1. Erase/Program cycle comply with JEDEC JESD-47E & A117A standand.

DATA RETENTION

| PARAMETER | Condition | Min. | Max. | UNIT |
|----------------|-----------|------|------|-------|
| Data retention | 55°C | 20 | | years |

LATCH-UP CHARACTERISTICS

| | MIN. | MAX. | | | | | |
|--|-------|-----------|--|--|--|--|--|
| Input voltage difference with GND on all pins except I/O pins | -1.0V | 10.5V | | | | | |
| Input voltage difference with GND on all I/O pins | -1.0V | 1.5 x Vcc | | | | | |
| Vcc Current -100mA +100mA | | | | | | | |
| All pins included except Vcc. Test conditions: Vcc = 3.0V, one pin per testing | | | | | | | |

TSOP/BGA PIN CAPACITANCE

| Parameter Symbol | Parameter Description | Test Set | ТҮР | MAX | UNIT |
|------------------|-------------------------|----------|-----|-----|------|
| CIN2 | Control Pin Capacitance | VIN=0 | 7.5 | 9 | pF |
| COUT | Output Capacitance | VOUT=0 | 8.5 | 12 | pF |
| CIN | Input Capacitance | VIN=0 | 6 | 7.5 | pF |




ORDERING INFORMATION

| PART NO. | ACCESS | Ball Pitch/ | PACKAGE | Remark | |
|-----------------------|-----------|------------------|-------------------|----------|--|
| PART NO: | TIME (ns) | Ball Size | PACKAGE | Remark | |
| MX29LV161DTTI-90G | 90 | | 48 Pin TSOP | PB free | |
| | | | (Normal Type) | ГВпес | |
| MX29LV161DBTI-90G | 90 | | 48 Pin TSOP | PB free | |
| WIX29EV TOTEBTT-90G | 30 | | (Normal Type) | I D liee | |
| MX29LV161DTXBI-90G | 90 | 0.8mm/0.3mm | 48 Ball BGA | PB free | |
| | 90 | 0.01111/0.311111 | (ball size:0.3mm) | FDIIee | |
| MX29LV161DBXBI-90G | 90 | 0.8mm/0.3mm | 48 Ball BGA | PB free | |
| WIX29EV TOTOBABI-90G | 90 | | (ball size:0.3mm) | | |
| MX29LV161DTGBI-90G | 90 | | 48 Ball XFLGA | PB free | |
| WIX29EV TOTET GBI-90G | 90 | | (4 x 6 x 0.5mm) | Philee | |
| MX29LV161DBGBI-90G | 90 | | 48 Ball XFLGA | PB free | |
| | | | (4 x 6 x 0.5mm) | ГЪпее | |
| MX29LV161DTXHI-90G | 90 | | 48 Ball WFBGA | PB free | |
| | | | (4 x 6 x 0.75mm) | Грисс | |
| MX29LV161DBXHI-90G | 90 | | 48 Ball WFBGA | PB free | |
| | 30 | | (4 x 6 x 0.75mm) | | |




PART NAME DESCRIPTION





PACKAGE INFORMATION

Title: Package Outline for TSOP(I) 48L (12X20mm)NORMAL FORM



| Dimensions (inch dimensions are derived from the original mm dimensions) | Dimensions / | (inch | dimensions | are derived | from the | original | mm dimension | is) |
|--|--------------|-------|------------|-------------|----------|----------|--------------|-----|
|--|--------------|-------|------------|-------------|----------|----------|--------------|-----|

| SY | MBOL | А | A1 | A2 | b | с | D | D1 | Е | е | L | L1 | Θ |
|------|------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|---|
| UNIT | | | | | | | | | | _ | | | |
| | Min. | — | 0.05 | 0.95 | 0.17 | 0.10 | 19.80 | 18.30 | 11.90 | — | 0.50 | 0.70 | 0 |
| mm | Nom. | | 0.10 | 1.00 | 0.20 | 0.13 | 20.00 | 18.40 | 12.00 | 0.50 | 0.60 | 0.80 | 5 |
| | Max. | 1.20 | 0.15 | 1.05 | 0.27 | 0.21 | 20.20 | 18.50 | 12.10 | — | 0.70 | 0.90 | 8 |
| | Min. | | 0.002 | 0.037 | 0.007 | 0.004 | 0.780 | 0.720 | 0.469 | _ | 0.020 | 0.028 | 0 |
| Inch | Nom. | 1 | 0.004 | 0.039 | 0.008 | 0.005 | 0.787 | 0.724 | 0.472 | 0.020 | 0.024 | 0.031 | 5 |
| | Max. | 0.047 | 0.006 | 0.041 | 0.011 | 0.008 | 0.795 | 0.728 | 0.476 | _ | 0.028 | 0.035 | 8 |

| | DEVISION | | REFERENCE | ISSUE DATE |
|------------------|----------|--------|-----------|------------|
| DWG.NO. REVISION | | JEDEC | EIAJ | ISSUE DATE |
| 6110-1607 | 8 | MO-142 | | 2007/08/03 |




48-Ball TFBGA (for MX29LV161D TXBI/BXBI)

Title: Package Outline for CSP 48BALL(6X8X1.2MM,BALL PITCH 0.8MM,BALL DIAMETER 0.3MM)

TOP VIEW

BOTTOM VIEW



Dimensions (inch dimensions are derived from the original mm dimensions)

| SY UNIT | | Α | A1 | A2 | b | D | D1 | E | E1 | е |
|------------|------|-------|-------|-------|-------|-------|----------------|-------|-------|-------|
| | Min. | — | 0.18 | 0.65 | 0.25 | 5.90 | | 7.90 | | |
| mm | Nom. | — | 0.23 | _ | 0.30 | 6.00 | 4.00 | 8.00 | 5.60 | 0.80 |
| | Max. | 1.20 | 0.28 | _ | 0.35 | 6.10 | | 8.10 | | |
| | Min. | | 0.007 | 0.026 | 0.010 | 0.232 | | 0.311 | | |
| Inch | Nom. | | 0.009 | | 0.012 | 0.236 | 0 <u>.</u> 157 | 0.315 | 0.220 | 0.031 |
| | Max. | 0.047 | 0.011 | | 0.014 | 0.240 | | 0.319 | | |


| | DEVISION | | REFERENCE | ISSUE DATE |
|------------------|----------|--------|-----------|------------|
| DWG.NO. REVISION | | JEDEC | EIAJ | ISSUE DATE |
| 6110-4201 | 6 | MO-210 | | 03-29-'06 |




48-Ball WFBGA (for MX29LV161D TXHI/BXHI)


Title: Package Outline for CSP 48BALL(4X6X0.75MM,BALL PITCH 0.5MM,BALL DIAMETER 0.3MM)

TOP VIEW



BOTTOM VIEW





Dimensions (inch dimensions are derived from the original mm dimensions)


| SY UNIT | | Α | A1 | A2 | b | D | D1 | E | E1 | е |
|------------|------|-------|-------|-------|-------|---------------|-------|-------|-------|-------|
| | Min. | | 0.16 | 0.41 | 0.25 | 3.90 | | 5.90 | | |
| mm | Nom. | | 0.21 | | 0.30 | 4.00 | 2.50 | 6.00 | 5.00 | 0.50 |
| | Max. | 0.75 | 0.26 | | 0.35 | 4 <u>.</u> 10 | | 6.10 | | |
| | Min. | - | 0.006 | 0.016 | 0.010 | 0.154 | | 0.232 | | |
| Inch | Nom. | - | 0.008 | | 0.012 | 0.157 | 0.098 | 0.236 | 0.197 | 0.020 |
| | Max. | 0.030 | 0.010 | | 0.014 | 0.161 | | 0.240 | | |


| | REVISION | | | | |
|-----------|----------|-------|------|--|------------|
| DWG.NO. | REVISION | JEDEC | EIAJ | | ISSUE DATE |
| 6110-4250 | 1 | | | | 02-14-'06 |



48-Ball XFLGA (for MX29LV161D TGBI/BGBI)

Title: Package Outline for XFLGA 48L (4x6x0.5MM,LAND PITCH 0.5MM,LAND OPENING 0.25MM)





Dimensions (inch dimensions are derived from the original mm dimensions)

| SY UNIT | MBOL | Α | A1 | A2 | b | D | D1 | E | E1 | е |
|------------|------|-------|-------|-------|-------|----------------|-------|-------|-------|-------|
| | Min. | | 0.02 | 0.33 | 0.20 | 3.90 | | 5.90 | _ | _ |
| mm | Nom. | | 0.05 | | 0.25 | 4.00 | 2.50 | 6.00 | 5.00 | 0.50 |
| | Max. | 0.50 | 0.08 | | 0.30 | 4.10 | | 6.10 | | _ |
| | Min. | _ | 0.001 | 0.013 | 0.008 | 0 <u>.</u> 154 | _ | 0.232 | — | _ |
| Inch | Nom. | _ | 0.002 | | 0.010 | 0.157 | 0.098 | 0.236 | 0.197 | 0.020 |
| | Max. | 0.020 | 0.003 | | 0.012 | 0.161 | | 0.240 | - | — |

| DWG.NO. | DEVISION | | | | |
|-----------|----------|--------|------|--|------------|
| DWG.NO. | REVISION | JEDEC | EIAJ | | ISSUE DATE |
| 6110-3501 | 0 | MO-222 | | | 08-16-'06 |



REVISION HISTORY

| Revision No 0.01 | Description Modified Pin Configurations 48-ball WFBGA/XFLGA from | Page P7 | Date OCT/17/2007 |
|---------------------|--|-----------------------------------|----------------------------|
| | RY/BY# to NC 2. Modified Output Load Capacitance,CL from 100pF to 30pF 3. Added WP#/ACC function | P30 P5,7,8,9,14 P17,30,32,4 | |
| 0.00 | 4. Modified Output Load Capacitance,CL from 100pF to 30pF | P55 P31 | |
| 0.02 0.03 | Modified Tvcs from 100us to 200us Table 4-4. CFI added address 4D~4F | P54 P28 | OCT/23/2007 NOV/29/2007 |
| 0.04 0.05 | Modified Tvcs from 100us to 200us Modified table 4-4. address 4D data from 00B5 to 00A5; | P32 P28 | DEC/07/2007 DEC/18/2007 |
| 0.06 0.07 | address 4E data from 00C5 to 00B5 1. Swapped A19 with VI/O Ball Location 1. Modified WFBGA & XFLGA for WP#/ACC pin | P8 P8 | JAN/15/2008 JAN/29/2008 |
| 0.08 | 1. Changed Toe spec from 30ns to 40ns 2. Revised Vhy data from 10.5V~11.5V to 9.5V~10.5V | P32 P30,41,47,4 | JUN/16/2008 |
| 0.09 1.0 | Changed Vol/Voh spec Modified switching test circuit Changed output load capacitance, CL from 50pF to 30pF Changed Icr1 from 7mA(typ.) to 5mA(typ.) Removed "Advanced Information" | P30 P31 P31 P5,30 All | JUL/29/2008 JUN/03/2010 |
| | Revised data retention from 10 years to 20 years Added Tsrw (AC/WAVEFORM, Min. 45ns) Added WP#ACC PIN note | P5-6,55 P32,34 P9 | |



Macronix's products are not designed, manufactured, or intended for use for any high risk applications in which the failure of a single component could cause death, personal injury, severe physical damage, or other substantial harm to persons or property, such as life-support systems, high temperature automotive, medical, aircraft and military application. Macronix and its suppliers will not be liable to you and/or any third party for any claims, injuries or damages that may be incurred due to use of Macronix's products in the prohibited applications.

Copyright© Macronix International Co., Ltd. 2007~2010. All Rights Reserved. Macronix, MXIC, MXIC Logo, MX Logo, are trademarks or registered trademarks of Macronix International Co., Ltd. The names and brands of other companies are for identification purposes only and may be claimed as the property of the respective companies.

For the contact and order information, please visit Macronix's Web site at: http://www.macronix.com

MACRONIX INTERNATIONAL CO., LTD. reserves the right to change product and specifications without notice.